Comparator Circuit: Definition, Op-Amp vs Comparator, Hysteresis, Interfaces (MOSFET/PLC/Optocoupler), Multi-Bit & Flash ADC, IC Selection

• Very slow indicators, panel LEDs, or threshold flags (hundreds of hertz or below).
• Input common-mode stays comfortably inside the op-amp’s allowed range; output only drives a light load.
• µs–ms level delay is acceptable and you add external hysteresis.
• Example for study: an LM358 comparator circuit diagram for a slow battery-OK LED (still not recommended for production).

• Need fast edges, low delay, or low jitter (PWM, zero-crossing, kHz–MHz timing) → use a comparator IC.
• Require defined output stage: open-drain for flexible pull-up or push-pull for direct logic drive (see I/O Rules).
• Operate near single-supply limits or need rail-to-rail input/output windows (see I/O Rules).
• Cannot tolerate deep-saturation recovery time and edge bounce (see Speed & Noise).
• Need built-in hysteresis, latching, window detection, or compliance (AEC-Q/industrial).

• Op-amp: designed for linear region; often limited common-mode range, output may not reach rails, and logic levels may be marginal.
• Comparator: specified common-mode window for threshold crossings; output offered as open-drain/open-collector or push-pull for MCU/logic compatibility (3.3 V/5 V via pull-up).

• Open-loop op-amps can fall into deep saturation; internal compensation makes recovery slow.
• Results: rounded edges, possible output bounce, and extra delay versus a dedicated comparator.

Is LM741 a comparator? No. It’s an old dual-supply op-amp; common-mode and output swing don’t suit modern 5 V single-supply logic—avoid.

Can you use an op-amp as a comparator? Only for slow, non-critical tasks within input/output limits, preferably with external hysteresis. Otherwise use a comparator.

LM358 vs comparator? An LM358 can demo a threshold LED, but for production choose a comparator (e.g., LM393-class) for speed and defined outputs.

Which is better, TL072 or NE5532? Both are audio op-amps (JFET vs bipolar low-noise). Neither is appropriate as a comparator; choose a dedicated comparator instead.

• Need fast edges / TTL-CMOS safe / low jitter? → Use a comparator IC.
• Slow, tolerant, light load, within input/output limits? → An op-amp comparator circuit can work; add hysteresis.

• If V₊ > V₋ ⇒ OUT ≈ VOH (near the high rail, or the pull-up level for open-drain).
• If V₊ < V₋ ⇒ OUT ≈ VOL (near the low rail/ground).
• Exact levels depend on the output stage: open-drain/open-collector (needs a pull-up) or push-pull (drives high/low actively).

The input common-mode range (V_CM) must include the entire voltage swing present at the comparator’s inputs, especially the threshold crossing.

1. Read the datasheet’s V_CM limits for your supply and temperature.
2. Compute the actual voltage ranges at +IN/−IN (including dividers, biasing, tolerances, drift).
3. Verify the whole swing and the threshold sit inside V_CM. If not, use rail-to-rail input (RRI) parts or shift the bias network.

Slow/noisy crossings? Add a small positive feedback network (hysteresis). See Hysteresis & References.

• Minimum operating voltage (V_MIN) sets the floor for correct behavior—watch cold-start and brownout in battery-powered designs.
• RRI (rail-to-rail input) and RRO (rail-to-rail output) are often not perfectly to the rails—there’s a small headroom near each rail.
• For tight headroom (≤1.8/2.5/3.3 V), prefer RRI inputs and push-pull outputs to guarantee logic thresholds.

• Open-drain/open-collector: needs a pull-up; easy level-shifting (e.g., pull up to 5 V for a 3.3 V system); enables wired-OR. Rise time depends on pull-up and load.
• Push-pull: actively drives high/low for faster edges; best when directly interfacing MCUs/logic at a fixed I/O rail.
• Interface examples: see Interfacing & Systems.

1. Estimate total load capacitance C_LOAD (pin + trace + input + parasitics).
2. Set a target rise time t_r, then start with RPU ≲ tr / (2.2 · CLOAD).
3. Check low-level sink current: IOL = VPU / RPU must be within the comparator’s rating (leave margin).

Typical ranges: 1–10 kΩ for speed; 10–100 kΩ for lower power (but slower edges and weaker noise immunity). If edges are still slow, reduce R_PU or choose a push-pull output.

• Direct to MCU: prefer push-pull. If open-drain, pull up to the MCU I/O rail and verify I_OL/t_r.
• Level-shift to 5 V: use open-drain with a 5 V pull-up.
• Noisy/slow inputs: add hysteresis and consider a smaller pull-up.

• Slow-ramping inputs, ripple/EMI, supply ground bounce, or sensor noise cause repeated crossings near the threshold.
• Hysteresis creates upper and lower thresholds so the output toggles once per excursion.
• Verify input common-mode and output stage constraints first: see I/O Rules.

For the common inverting Schmitt: the signal goes into −IN; +IN receives a reference plus positive feedback via R₁ (from OUT to +IN) and R₂ (from V_REF to +IN).

• Define the feedback ratio: α = R1 / (R1 + R2).
• Upper threshold: VTH+ = (1 − α)·VREF + α·VOH
• Lower threshold: VTH− = (1 − α)·VREF + α·VOL
• Hysteresis width: ΔV = VTH+ − VTH− = α·(VOH − VOL)
• Midpoint: VM = (VTH+ + VTH−)/2 = (1 − α)·VREF + α·(VOH + VOL)/2

Two-step synthesis for production design:

1. Pick the desired hysteresis width ΔV → α = ΔV / (VOH − VOL).
2. Pick the desired midpoint V_M → VREF = [ VM − α·(VOH+VOL)/2 ] / (1 − α).

Use the actual V_OH and V_OL of your output stage (open-drain + pull-up makes V_OH = pull-up rail; V_OL depends on sink current). See I/O Rules.

A comparator with a Zener diode is attractive for low cost when drift isn’t critical.

• Select V_Z and an operating current I_Z in the diode’s recommended region.
• Series resistor: RS = (VIN,max − VZ) / (IZ + ILOAD) (often I_LOAD ≈ 0 for comparator inputs).
• Account for dynamic resistance r_z and Zener noise; add a small RC (10–100 nF) for filtering.
• Limitations: relatively large tempco and poorer line/load regulation; threshold drifts with ΔT and ΔI.

• Choose when you need low tempco, tight tolerance, and strong line/load regulation across environments.
• Consider: temperature coefficient (ppm/°C), output noise, startup current, quiescent power.
• Types include low-noise series references and adjustable shunt references; ideal for window comparators or ADC front ends.
• Combine with the formulas above by substituting the reference’s V_REF to hold ΔV and V_M stable across temp and production spread.

• Start with 5–10% of the valid input span; increase to 10–20% for very slow or noisy signals.
• Use measured V_OH / V_OL (not ideal rails). Compute α and V_REF with the two-step method above.
• If low-voltage or rail-to-rail constraints apply, satisfy level compatibility first (see I/O Rules), then set ΔV.

• Wiring the feedback to the wrong input, yielding inverted or ineffective hysteresis.
• Using supply rails as V_OH/V_OL and ignoring headroom from the output stage and load.
• Choosing R values too small (wasted power, heavy loading) or too large (thermal noise, bias-current sensitivity).
• Running a Zener far from its recommended current, or omitting decoupling—both cause threshold wander.
• Forgetting the input common-mode window; thresholds end up outside V_CM (see I/O Rules).

• Larger input overdrive (ΔV) produces smaller propagation delay t_PD and cleaner edges.
• Datasheet numbers are taken at a stated ΔV and input slew—your real system may be slower near threshold.
• Near-threshold, tiny ΔV increases delay and jitter; increase ΔV or add hysteresis.

A useful approximation for timing jitter is: σt ≈ Vn,rms / (dV/dt|threshold). More noise or slower edges → more jitter.

• Reduce V_n (filtering, layout, low-noise references) or increase dV/dt (more ΔV, faster input slope, or add hysteresis).
• Open-drain with a large pull-up slows the rising edge (R_PU·C_LOAD), increasing jitter—see I/O Rules.

• Deep saturation and internal compensation can slow recovery, rounding edges and causing bounce.
• Heavy loads or long traces can add ringing; push-pull outputs typically deliver cleaner, faster transitions than open-drain.
• For fast edges/low jitter, pick high-speed comparators and consider push-pull outputs.

Background on op-amp misuse and recovery: Comparator vs Op-Amp.

Input offset voltage V_OS appears directly as threshold error; input bias currents flowing through source impedances add more error: VTH,effective ≈ VREF ± VOS ± IB·RSOURCE.

• Choose low-offset/low-drift comparators; minimize R_SOURCE.
• Account for temperature drift of V_OS and any reference; prefer precision references for tight windows (see Hysteresis & References).

• CMRR (common-mode rejection ratio) determines how much common-mode noise moves the threshold—higher is better.
• CMRR and PSRR often degrade at higher frequency; decouple supplies and route grounds tightly.
• For complete comparator characteristics, read frequency-dependent specs, not just DC numbers.

• Use 10× probes or 50 Ω paths with a short ground spring; long ground leads create ringing.
• With open-drain outputs, rising edges are R_PU·C_LOAD-limited—state your pull-up and load when reporting t_PD.
• State the overdrive and input slew used; align trigger level (e.g., 50%) and scope bandwidth with datasheet methods.
• Test power-up and recovery from saturation—edge “tails” are a common limitation.

• Zero-crossing, PWM/timing, encoder edges, ADC sample windows → high-speed, low-jitter comparators.
• Direct MCU interfacing → prefer push-pull outputs; open-drain adds R·C rise-time limits (a practical disadvantage).
• Battery/low-voltage → combine this section with I/O Rules to ensure logic thresholds are met.

• Connections: Non-inverting (signal → +IN, reference → −IN) flips high when signal > reference; inverting is the opposite (this is the canonical way to “reverse a comparator”).
• Threshold: equals the reference node; output is logic-like VOH/VOL set by output stage and pull-up (see I/O Rules).
• Notes: For a quick demo you can use an op-amp voltage comparator circuit, but production designs should prefer a dedicated comparator IC and add hysteresis for slow/noisy inputs.

• Why: A hysteresis comparator adds upper/lower thresholds to stop chatter on slow-ramping or noisy signals.
• Formulas: With feedback ratio α = R1/(R1+R2), thresholds are V_TH+ = (1−α)·V_REF + α·V_OH, V_TH− = (1−α)·V_REF + α·V_OL; width ΔV = α(VOH−VOL).
• Notes: Use measured VOH/VOL (open-drain + pull-up sets VOH). Details in Hysteresis & References.

• Use case: Cost-sensitive thresholds; a comparator with a Zener diode sets V_REF ≈ V_Z.
• Sizing: Series resistor R_S = (V_IN,max − V_Z)/(I_Z + I_LOAD); add a small RC to tame Zener noise and dynamic resistance.
• Notes: Tempco and regulation are mediocre; for precision, use a reference IC (see Hysteresis & References).

• Use case: A comparator for AC voltage detects zero crossings or phase; first bias the AC signal into the allowed common-mode window.
• Shaping: Add input limiting/RC to prevent over-voltage; include a touch of hysteresis to suppress 50/60 Hz ripple chatter.
• Notes: Check common-mode and output stage choices (open-drain vs push-pull) per I/O Rules.

• Concept: Two comparators define an upper and lower threshold; detect “inside window” or “outside window”.
• Logic: Combine outputs (e.g., wired-OR with open-drain or gates) to flag in-range/under/over.
• Notes: Accuracy depends on reference and offset; consider temp drift and tolerances (see Hysteresis & References).

Can a comparator drive a MOSFET? Yes—if the MOSFET gate charge is small and edges are not critical. For large Q_g, high frequency, or hard switching, use a dedicated gate driver.

• Prefer push-pull outputs for fast edges; open-drain outputs rely on the pull-up and are R·C limited.
• Back-of-the-envelope:
  • Push-pull rise/fall: tr/f ≈ Qg / Isource/sink.
  • Open-drain rise (10–90%): tr ≈ 2.2 · RPU · (Cgate + Cstray); sink current IOL = VPU/RPU must meet the device rating.
• Insert a small series gate resistor (5–100 Ω) to tame ringing; check logic compatibility per I/O Rules.

Hard no-go: large Q_g, >10–20 kHz power switching, or gate voltages > logic rails (e.g., 10–12 V for power MOSFETs). Use a gate driver that sources/sinks hundreds of mA to amps. See edge-quality notes in Speed & Noise.

A comparator is not an ADC, but it’s the ADC’s decision engine. In a comparator ADC circuit, different architectures use the comparator differently:

• Flash ADC: a resistor ladder feeds 2^N−1 comparators to generate a thermometer code, then an encoder compresses it. How many comparators for a 4-bit flash ADC? 15. Tradeoffs: steep power/area growth, bubble errors, careful matching.
• SAR ADC: one high-quality comparator iteratively compares DAC outputs; offset/jitter directly set ENOB.
• Integrating/dual-slope: comparator detects zero crossings for timing integration.

Need high speed and low jitter? Choose a fast, low-noise comparator; for SAR/integrators, prioritize low offset and drift. See Selection & Replacements.

Interfacing a comparator to a PLC typically uses an optocoupler for isolation. Yes, an optocoupler can act as a switch: the LED current modulates a phototransistor or logic receiver.

• Basic hookup (open-drain): OUT → pull-up → series resistor → opto LED → GND (sinking). Push-pull can drive through a series resistor.
• LED resistor: RLED = (VSUP − VF,LED − Vsat/swing)/ILED; choose I_LED=2–10 mA to cover CTR spread and temperature.
• Bandwidth & leakage: typical analog optos are 10–100 kHz; leakage/dark current can cause false trips—add pull-downs or Schmitt inputs.
• PLC modules: 24 V DC inputs often require a few mA; AC modules add rectifiers/zero-cross detection, limiting response speed. Add surge/ESD protection and respect creepage/clearance.

For level and edge-shape constraints, see I/O Rules. For noise and jitter budgeting, see Speed & Noise.

Can a comparator drive a MOSFET? Yes for small Q_g and modest speed; otherwise use a gate driver.

How many comparators for a 4-bit flash ADC? 15 (2⁴−1).

Is a comparator an ADC? No. It’s the threshold detector inside many ADCs.

Can an optocoupler act as a switch? Yes—LED current controls a transistor or logic output; mind CTR, leakage, and bandwidth.

• Inputs: two N-bit binary numbers A[N−1:0], B[N−1:0].
• Outputs: three lines—A>B, A=B, A<B (exactly one is true for valid binary inputs).
• Not an analog comparator: the analog device compares voltages and outputs one logic-like level. If you’re after voltage thresholds, see What is a Comparator Circuit? and Design Library.

A 1-bit comparator compares A,B ∈ {0,1}. Boolean equations: A>B = A · ¬B    A=B = ¬(A ⊕ B)    A<B = ¬A · B

• A 2-bit comparator (often called a 2 magnitude comparator) first compares MSBs; if equal, it compares LSBs.
• Extend to 3-bit with the same hierarchy: check A[2] vs B[2], then A[1] vs B[1], then A[0] vs B[0].
• Logic can be written as “greater if higher bit greater, or equal-so-far and next bit greater”.

• A typical 4-bit comparator circuit exposes inputs A[3:0], B[3:0] and three outputs: GT, EQ, LT.
• Many logic ICs also include cascade pins (e.g., GT_in, EQ_in, LT_in) to chain multiple 4-bit blocks into 8/12/16-bit comparators.
• In HDL (Verilog/VHDL), assign GT = (A > B); EQ = (A == B); LT = (A < B); synthesizes to the same structure.

A phase comparator circuit (phase/frequency detector) compares signal phase in a PLL—different goal and implementation from magnitude comparators. See our PLL page for XOR/PFD variants (link: PLL · Phase Comparator).

• Fix V_CC and the full input swing at +IN/−IN (including divider/bias/tolerances).
• Check datasheet V_CM limits; if crossings touch the rails, pick RRI (rail-to-rail input).
• Low-voltage systems (≤1.8/2.5/3.3 V): verify logic-safe VOH/VOL (see I/O Rules).

• Use t_PD(ΔV) curves; more overdrive → less delay/jitter.
• For clean fast edges, favor high-speed devices and push-pull outputs.
• Battery/low-power? Trade speed for quiescent current; open-drain may suffice. See Speed & Noise.

• Open-drain/open-collector: flexible level shifting and wired-OR; requires a pull-up (rise time = R_PU·C_LOAD).
• Push-pull: direct MCU/logic drive with fast edges; fixed to the output rail.
• For MOSFET/PLC/opto coupling, see Interfacing & Systems.

• Pick built-in hysteresis or add external feedback; target ΔV (e.g., 5–10% of signal span).
• Account for offset, bias current·source resistance, CMRR/PSRR, and reference drift.
• Precision thresholds → low-offset/low-drift comparator + precision reference (see Hysteresis & References).

• Input protection (series resistors/clamps), ESD/EMI layout, startup/brownout behavior.
• Temperature range, AEC-Q / industrial grades, latching/sampled inputs if needed.

• LM358: an op-amp. Can demo a slow threshold but suffers from saturation recovery, undefined logic levels, and limited common-mode.
• LM393: a comparator integrated circuit (commonly open-drain) with defined V_CM, faster decision edges, and cleaner recovery.
• FAQ — Is LM393 a comparator? Yes.   Is IC 741 analog or digital? Analog op-amp (not a comparator, not a digital IC).

More on misuse boundaries: Comparator vs Op-Amp. For I/O levels and pull-ups, see I/O Rules.

1. Package & pinout: same package; OUT, +IN, −IN, V+, V− at identical pins. Output stage type (open-drain vs push-pull) must match system intent.
2. Electrical: V_CC range, V_CM window, VOH/VOL at load, t_PD(ΔV), I_OL, built-in hysteresis, input clamps/abs max.
3. Behavior: latching/window features, startup/brownout behavior, power sequencing, temperature/grade.

Non-compatibility red lines (don’t cross):

• Swapping open-drain for push-pull while keeping a pull-up to a higher rail → over-voltage risk.
• RRI → non-RRI so thresholds fall outside V_CM.
• t_PD doubles and breaks timing; VOH no longer meets MCU VIH; hysteresis changes cause chatter.

• Lead-time comparison across authorized channels with nearest substitutes if any line is constrained.
• Pin-to-pin alternatives filtered by package/pinout, I/O stage (open-drain/push-pull), V_CC/VCM, t_PD(ΔV), VOH/VOL, and hysteresis.
• Compliance check (AEC-Q/Industrial), temp range, ESD/EMI notes, startup/behavior deltas.
• Sample-kit suggestion (2–3 cross-brand options) plus power-stage tips (e.g., forced PWM / Auto-PFM) where applicable.

Red-line risks: swapping open-drain ↔ push-pull without re-checking pull-ups, losing RRI so thresholds exit VCM, t_PD doubling, VOH not meeting MCU VIH, or hysteresis changes causing chatter. See Selection & Replacements.

• AEC-Q / Industrial screening, temperature range, ESD/EMI, derating and traceability notes.
• I/O compatibility: logic thresholds, R_PU sizing, and edge shape (see I/O Rules).
• System tie-ins: MOSFET gate drive, optocouplers/PLC, ADC front ends (see Interfacing & Systems).

We use your BOM only for selection and lead-time analysis. We reply within 48 working hours. NDA available on request.